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Multilevel Inverter: Application to Voltage-Boost in a PM Drive
John Chiasson1, Burak Ozpineci2, Zhong Du3, and Leon M. Tolbert4
II. MULTILEVEL INVERTER ARCHITECTURE AND

Abstract-A cascade multilevel inverter is a power electronic

device built to synthesize a desired AC voltage from several
levels of DC voltages. Such inverters have been the subject
of research in the last several years, where the DC levels

OPERATION

A cascade multilevel inverter is a power electronic device
built to synthesize a desired AC voltage from several levels of
DC voltages. Such inverters have been the subject of research

were considered to be identical in that all of them were
either batteries, solar cells, etc. Similar to previous results in
the literature, the work here shows how a cascade multilevel
inverter can be used to obtain a voltage boost at higher speeds
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several yearsc[1][2][t][4], wh
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source. The input of a standard three-leg inverter is connected
to the DC source and the output of each leg is fed through
an H-bridge (which is supplied by a capacitor) to form a

wereconsideredtobeidenticalithatallofthemwereeither
batteries, solar cells, etc. In [5], a multilevel converter was
presented in which the two separate DC sources were the
secondaries of two transformers coupled to the utility AC

while eliminating the fifth harmonic. A new contribution in
this paper is the development of explicit conditions in terms of
the power factor and modulation index for which the capacitor
voltage of the H-bridges can be regulated while simultaneously

power source and capacitors for the other DC sources. A
method was given to transfer power from the DC power
source to the capacitor in order to regulate the capacitor
voltage. A similar approach was later (but independently)

for a three-phase PM drive using only a single DC voltage

cascade multilevel inverter. A fundamental switching scheme
is used, which achieves the fundamental in the output voltage

power

maintaining the aforementioned output voltage. This is then
used for a PM motor drive showing the machine can attain
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a DC
power source for each phase. Similar methods have also been
.

higher speeds due to the higher output voltage of the multilevel
inverter compared to using just a three-leg inverter.

proposed by Veenstra and Rufer [8][9].
The approach here is similar to that of Corzine et al [6]
and Du et al [7] with the important exception that only
a single standard 3-leg inverter is required as the power
source (one leg for each phase) for the three phase multilevel
inverter [10]. A significant contribution of this paper is the
development of explicit conditions in terms of the modulation
index and power factor for when such a topology can be used
to boost the output voltage compared to a standard three-leg

I. INTRODUCTION
The work here shows how a cascade multilevel inverter

(CMLI) using only a single DC voltage source can be used
to obtain a voltage boost at higher speeds for a three-phase
PM drive compared to a standard three-leg inverter with the

inverter.

same DC source. Figure 1 shows one leg of a standard threeleg inverter connected to a DC source with output of the leg
fed through an H-bridge supplied by a capacitor, to form
the CMLI. A fundamental switching scheme is used and it
is chosen so that the output voltage waveform achieves the
desired fundamental while eliminating the fifth harmonic.
Explicit conditions are given in terms of the power factor and
modulation index to characterize when the capacitor voltage
of the H-bridges can be regulated to a desired constant value,
while simultaneously having the CMLI maintain the desired
output voltage.
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charged to Vd,/2, then the output voltage of the H-bridge can

+Vd,/2 (S1&S4 closed), 0 (S1&S2 closed
or S3&S4 closed), or -Vd,/2 (S2&S3 closed). An example

take on the values

i
'2ff

'1"

1 .

-2 Vdc'

output waveform that this topology can achieve is shown in

~~~~~~~~~Figure2.

|

When the output voltage v v1 + v2 is required to be
zero, one can either set v, = +Vd,/2 and v2 =-Vd,/2 as in
Figure 3 or v1 = -Vd,/2 and v2 = +Vd,/2 as in Figure 4. It
is this flexibility in choosing how to make the output voltage
zero that is exploited to regulate the capacitor voltage. As
an example, in Figure 2, in the interval 01 < 0 < w, the
output voltage is zero and the current i > 0. If Si &S4 are
closed (so that v2 = +Vd,/2) along with S6 closed (so that
v, = +Vd,/2), then the capacitor is discharging (i, =-i <
0) and v = v1 + v2 = 0. On the other hand, if S2&S3 are
closed (so that v2 =-Vd,/2) and S5 is also closed (so that
v, = +Vd,/2), then the capacitor is charging (i, = i > 0)
and v =v + V2 =0.
The case i < 0 is accomplished by simply reversing
the switch positions of the i > 0 case for charge and
discharge of the capacitor. Consequently, the method consists
of monitoring the output current and the capacitor voltage so
during periods of zero voltage output, either the switches
coS, S4e and S6 are closed or the switches S2, S3, and S5 are
closed depending on whether it is necessary to charge or
discharge the capacitor.
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Fig. 2. Output waveform
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Fig. 3. One way to make the output voltage zero for 01 < 0 <
set v, = +Vd,/2 and V2 -Vd,/2.
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As Figure 2 illustrates, the ability to regulate the capacitor

is to

voltage depends on the power factor. Let
Vf (0) = V sin(0)
i(0)
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where Vf (0) is the fundamental component of the output
voltage, i(0) is the current, and bo is the power factor angle
(phase angle of the current with respect to the voltage). The
here is to compute the conditions on
objective
angles 01 and 02, and the power factor angle o switching
to ensure
the capacitor can be regulated to a desired value.

2z
LiX * t

l

=

A. Case ]
0 < (0 <O1
Consider the case where 0 <
Figure 5.
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illustrated in

01~~~~~~~~~~~~~~~~~~~~~~
Fig. 4. Another way to make the output voltage zero for 01 < 0 < 7T is
= -Vd,/2 and v2 = +Vd,/2.

to set v,

2

To proceed, consider the left-side of Figure 1, which shows
a DC source connected to a single leg of a standard 3-leg
inverter. The output voltage v1 of this leg (with respect to the-V
ground) is either +Vdc/2 (S5 closed) or -Vdc/2 (S6 closed).
This leg is connected in series with a full H-bridge, which in
turn is supplied by a capacitor voltage. If the capacitor is kept

Vdc

2T

1 1Z-a

o'01

2

-82 Af

72Vdcl

4^

D -l

d
Fig. 5. 0 < f < Oi
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During the interval 02 < 0 < 7 - 02, the capacitor loses
the amount of charge f7 02 I sin(0- o)d0 while during the
intervals 0 < 0 < 01 and X- 01 < 0 < X the capacitor can
be recharged (by choosing the switch positions appropriately)
by the amounts f9I sin(0- o)l d0+f' Isin(0-o)d0 and
I sin(0 - o)dO, respectively. In this case, keeping the
capacitor charged requires
Q- )
17-02
)dO < j J

output voltage while eliminating the fifth-harmonic (Only
one harmonic can be eliminated using this switching scheme
and the fifth is typically significant in a three-phase system),
the switching angles must satisfy

f7,_0

cos(01) + cos(02)
cos(501) + cos(502)

d

s

=

=

m
0

(4)

020

sin(0 o)dO +

01

+X I

-

f

f -0,

()d0

Figure 7 is a plot of 01 and 02 (in degrees) that solve
versus m (the modulation index is m/2).

I sin(0 -

(4)

which reduces to

s(fO)

(1)
cos(0) + cos (02)
B. Case 2
01< So <7F/2
Consider the case 01 < bo < 7/2 as shown in Figure 6.
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During the interval 02 < 0 < w - 02, the capacitor loses
the amount of charge f4_2 02 I sin(0 - o)dO while during the
intervals 0 < 0 < 01 and X- 01 < 0 < X the capacitor can
be recharged (by choosing the switch positions appropriately)
by the amount 0 II 1n(00 9 d0+J_q
I sin(0 - X)dO.
Istnr-01
Thus keeping the capacitor voltage regulated requires
_T sin (O

0o) d2 <

/001

+ -]

_T

0.8

1

1.2

1.4

1.6

1.8

m =cos(Oj)+cos(O2)
Fig. 7. 01 and 02 versus m.

Fig.6. 0i < < 7T/2

/iF-02

8.6

Thus, for any given value of m and bo, the values of 01
and 02 are found via Figure 7 and thus whether or not
checked using the conditions (3). What these conditions say
is, for any given value of m in the interval 0.6 < m K 1.909
(i.e., where conditions (4) have a solution), the capacitor
voltage can be regulated provided the power factor angle is
large enough. Note that both m and o increase as the motor
speed goes up.

sin(0- o) dO

r
T-01

I sin(0 - )dO

I

which reduces to

(2)
<(02) tan(y).
sin (01)
In summary, the conditions for capacitor voltage regulation
in terms of the switching angles 01 and 02, and the power
( A 10\10\ = / 4Vd<c
factor fo are /m=cos(01) + cos (02) V1/ g- 2

IV. FUNDAMENTAL FREQUENCY SWITCHING

In the simulations presented here, the DC link voltage Vdc
was set to 200 V (so that the 3-leg inverter produces +100
V), the capacitors were regulated to 100 V, the motor's inertia
is J =0.1 kg-in2, the motor has rP = 4 pole-pairs, the stator
resistance is RS
0.065 Ohms, the stator inductance is
LS =3 mH, the torque/back-emf constant KT =Kb =0.37
Nm/A (V/rad/sec), and the load torque TL =19 Nm at peak
speed. The capacitor value for the H-bridges is C =0.01 F.

0 < io < Oi
for f > cos 1(1/m)
(3)
01<y <w7/2 for bo > tan-1 _______)
sln
(
1)
Notice the two conditions are identical at the boundary where
q°=01. In order to achieve the fundamental in the desired
733
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Rotor Speed (Max = 275 rad/sec)

300
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C = 0.01 F. An enlarged view of the capacitor voltage for
5.5 < t < 5.525 is shown in Figure 11.
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Fig. 8. Rotor speed in rad/sec versus time in seconds.
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Fig. 10. Capacitor voltage versus time.
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Fig. 9. Enlarged view of the phase 1 voltage in Volts vs time in sec.
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The motor was run open-loop with the magnitude of the
fundamental of the stator voltage ramped from 90 V to 180
Fig. 11. An enlarged view of the capacitor voltage versus time.
V during the time interval from 0 to 3 seconds (Note that
The stator current, the stator voltage, and a scaled version
the three-leg inverter produces +100 V so the capacitor
of
the capacitor voltage are shown in Figure 12.
sourced H-bridges provide the boost up to +190 V). The
stator electrical frequency fs was brought up smoothly from
250
0 to 175 Hz in 5 seconds resulting in a peak speed of
200
275 rad/sec. The resulting speed response is
2wfs/nm
shown in Figure 8, which is somewhat oscillatory due to the
Statorcurrent
100
open-loop control. A viscous friction load torque was used
50
with the viscous friction coefficient chosen to be f = 0.07
0
-50
(quite large) so that at maximum speed the load torque
was fWmax = f(27fs/np) = (0.07) (275) = 19 Nm. An
-1S
a
caled
capacitor
voltage
enlarged section of the inverter output voltage of phase 1
-1500
.8
is given in Figure 9 illustrating the fundamental switching
-251 ,.7
5.7
5.7
5.7
5.8
5.58
scheme for a stator frequency of fs =175 Hz. The capacitor Time (sec)
voltage for one of the H-bridges is shown in Figure 10
co

showing that the scheme regulates the voltage within 3

Fig. 12. Scaled capacitor voltage (V), stator current (A), and stator voltage

volts of the nominal value. The value of the capacitance is

(V) vs time.
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Note that the capacitor discharges when the inverter is supplying +200 V, stays constant when the inverter is supplying
+100 V, and recharges when the inverter is supplying 0 V.
For example, at about t = 5.575 seconds, the stator current
becomes positive, the CMLI inverter is supplying 200 V,
and the capacitor voltage is decreasing. Following this, the
CMLI inverter is supplying 100 V and the capacitor voltage
is constant. Next, the CMLI inverter is supplying 0 V and
the capacitor is charging so that its voltage increases.
For comparison purposes, the simulation was rerun using
just a standard three-leg inverter supplying +100 V (In this
case, closed-loop vector control of the PM machine was used
so that there is no oscillatory behavior in the response). The
maximum speed possible was only 212 rad/sec, which is
shown in Figure 13 and is due to the voltage limitation.
Figure 14 shows one of the stator phase voltages goes into
saturation just to obtain this speed. This should be contrasted
with the maximum speed of 275 rads/sec obtained using the
same DC source and a multilevel inverter (see Figure 8).
30C
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